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A low noise and wide dynamic range event driven detector for the
detection of X-Ray energy is realized using 0.2 [µm] Silicon on insula-
tor (SOI) technology. Pixel circuits are divided into two parts; signal
sensing circuit and event detection circuit. Event detection circuit is ac-
tivated when X-Ray energy falls into the detector. In-pixel gain selection
is implemented for the detection of a small signal and wide band of en-
ergy particle. Adaptive gain and capability of correlated double sampling
(CDS) technique for the kTC noise canceling of charge detector realizes
the low noise and high dynamic range event driven detector.
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1 Introduction
For the scientific imaging, particularly in high energy physics, photo detectors with a
fully depleted substrate and on-chip circuitry are required [1] [2] . The SOI (Silicon-
On-Insulator) pixel detector with a fully-depleted substrate as a photo detector and
SOI circuits for in-pixel processing are an ideal solution for such scientific imaging
for high energy physics [3] [4] [5]. Also detector with wide bandpass and superior hit
position readout of 10 [µs] is required. This paper proposes a novel SOI pixel detector
with potential profile for charge collection back-gate surface potential pinning for
improving the sensitivity, stable operation of SOI circuits and low noise. Pixel circuit
and readout circuit can create bottleneck problem to realize the full advantages of
proposed detector. This papers describes the event-driven pixel circuits for improving
low noise performance and wide dynamic range.
2 Detector Structure
Fig.1 shows a conceptual schematic of the proposed SOI pixel detector. In order
to reduce the back-gate effect to SOI circuits, a BPW (Buried P-Well) is formed
underneath the SOI circuits. A charge collector n+ and two different buried n-
wells, BNW1 and BNW2 are formed in the n-type high-resistivity substrate. p+
layer is formed at the backside of the substrate with a back-end process steps. The
BNW2 plays an important role for creating lateral electric field for high-speed charge
collection and increasing a potential barrier to holes in the BPW. This allows us to
use this detector under a fully depleted condition by applying negative voltage to the
backside p+ region while preventing the punch-through to the back-gate (BPW) and
injection of holes from the BPW. Since the BNW1 and BNW2 are fully depleted and
the capacitance of the charge collector is only due to the n+/BPW junction, high
charge-to-voltage conversion gain is realized.
Figure 1: Proposed Detector.
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3 Event-driven Pixel Circuit
Fig.2 shows the event-driven pixel circuit. Pixel circuit is functionally divided into
two parts: Signal sensing circuit and event detection circuit. During the reset phase,
reset signal (Vin(R)) is sampled.
Figure 2: Event-driven Pixel Circuit.
Event signal (EH, EV) from a event detector circuit is continuously scanned.
When the detector absorbs the X-ray energy (Vin(S)), an event is triggered given by
equation 1 where VT1 is the minimum threshold voltage for an event to occur.
Event =
 “1” if
(
Vin(S)− Vin(R) + C3C4VT1
)
≤ 0
“0” if
(
Vin(S)− Vin(R) + C3C4VT1
)
> 0
(1)
After the event is detected, threshold voltage is changed from VT1 to VT2 for the
evaluation of the signal strength. Flag signal is used for the indication of the signal
strength as given by equation 2. Gain is then selected depending upon the flag signal.
Flag =
 “1” if
(
Vin(S)− Vin(R) + C3C4VT2
)
≤ 0
“0” if
(
Vin(S)− Vin(R) + C3C4VT2
)
> 0
(2)
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Fig.3 shows the expected output response for two different gain where GAIN˙2 is
greater then GAIN˙1. High gain is provided for a low energy spectrum and small gain
of 1 or 2 is provided for a high energy spectrum.
Figure 3: Output response for different gain.
4 Simulation Results
Fig.4 and Fig.5 shows the simulated potentials of the SOI pixel detector. The pixel
size of the detector is 40µmX40µm,and thickness of sensor-layer (n−substrate) is 200
[µm]. The voltages set at the charge detector, the back-gate(BPW), and the substrate
backside p+ (Vback) are 3 [V], -2 [V] and -120 [V], respectively. Fig.4a shows po-
tential distribution of vertical cross-sections of A-A′, B-B′, C-C′and D-D′. The entire
sensor layer is fully depleted from the backside to the surface. Fig.4b is a zoomed
potential distribution from the depth of 50 [µm] to the surface.
(a) 2a (b) 2b
Figure 4: Potential distribution along vertical cross-section.
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In the cross-sections of B-B′, C-C′and D-D′, the back-gate surface is pinned to
the supply voltage of the BPW(-2 [V]), while creating a potential distribution and
resulting vertical and lateral electric fields to accelerate photo-electrons to the n+
charge collector.BNW2 creates a large potential barrier to holes in the BPW and
is almost unchanged for the variation of the backside junction voltage. The punch-
through is prevented even if an excess bias voltage (-130 [V] to -140 [V]) is applied.
As shown in Fig.5 which is a horizontal maximum potential distribution at the cross-
section of E-E′and F-F′, the back-gate (BPW) is pinned to -2.4 [V] and lateral electric
field to collect photo-electrons in the pixel to the charge collector is created.
Figure 5: Potential distribution along horizontal cross-section.
Fig.6 shows the simulation result for the event-driven pixel circuit. VFD is the
input voltage at floating diffusion node and Vod is the output at VH or VL node.
Time is varied from 0.2 [µs] to 3 [µs] and the response of the pixel output was observed.
Gain can be changed from 1 to 13. If the incident energy spectrum is high enough we
provide the gain of 1 and if the incident energy has very low energy spectrum high
gain (e.g. 13) is provided.
Figure 6: Output characteristics of pixel circuit.
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Fig.7 shows the gain linearity curve. Gain linearly increase with the increase in
time. In-pixel gain selection is used to select two different gain for low and high
energy spectrum.
Figure 7: Gain linearity curve.
Thus, detector with high stability, large conversion gain and high charge collection
efficiency was realized. Also, pixel circuit for low noise and high dynamic range was
developed.
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